We fabricated nano-crystalline Si (nc-Si:H) thin-film transistors (TFTs) with a double-metal-gate structure, which showed a high electron-mobility (l FE ) and adjustable threshold voltages (V th ). The nc-Si:H channel and source/drain (S/D) of the multilayered TFT were deposited at 375 C by inductively coupled plasma chemical vapor deposition. The low grain-boundary defect density of the channel layer is responsible for the high l FE of 370 cm 2 /V-s, a steep subthreshold slope of 90 mV/decade, and a low V th of À0.64 V. When biased with the double-gate driving mode, the device shows a tunable V th value extending from À1 V up to 2.7 V. V C 2013 AIP Publishing LLC.
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Power consumption is one of the limiting factors for realizing high-performance ultimately scaled integrated circuits. Much effort has been done to address this limitation, and independently switched double-gate transistors are considered as one of the most promising solutions for the obstacle.
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The double-gate transistor with the independent gate-driving capability can offer flexible controllability in the threshold voltage (V th ) and can achieve a low off-state leakage current (I off ) and a high on-state current (I on ) in a single transistor. Because of the advantages, the double-gate transistor structure has also been implemented in the thin film transistor (TFT) technology to improve the electrical performance of the transistors. For example, Kandoussi et al. demonstrated that the dual-gate hydrogenated microcrystalline silicon (lc-Si:H) TFT structure had an efficient control of V th . 4 However, the TFT device had poor electrical characteristics, such as field effect mobility (l FE ) and subthreshold slope (S.S). To fabricate TFTs with a steep S.S and a high l FE , it is essential to form the channel layer of low defect density. Therefore, the channel layer should have a high crystallinity for the improvement in the device performance of TFTs. Nano-crystalline Si (nc-Si:H) has been widely studied as the channel layer of high performance TFTs because of its tunable crystallinity, [5] [6] [7] high in-situ doping efficiency, 8, 9 and simple fabrication process. 10, 11 Lee et al. reported that nc-Si:H TFTs with the 300 nm-thick channel layer had an ultra-high mobility when the crystallinity of the channel layer reached 85%. 12 Our previous work used the continuous-wave laser-crystallization (CLC) technique to prepare a highly crystalline channel with a low tail-state density of 3 Â 10 19 eV À1 cm
À3
. 13 In addition to the high crystallinity of the channel, heavily doped source/ drain (S/D) regions are also important to the device performance of nc-Si:H TFTs. For fabrication of the S/D contacts, ion implantation is commonly implemented for impurity doping. Metal silicides have also been used as S/D contacts of TFTs to achieve good electrical characteristics.
14 However, these fabrication methods require complex processes and, therefore, are not suitable for applications of large-area devices. Moreover, ion implantation can cause lattice damage in the S/D regions, and the succeeding activation process requires a high thermal budget. For applications of flexible or stackable three-dimensional (3D) electronics, low-temperature-processed TFT technology is desirable. It has been shown that high S/D conductivity and low contact resistance could be realized by in-situ doping in the nc-Si:H thin film with a low thermal budget. 9 Our previous study has shown that inductively coupled-plasma chemical vapor deposition (ICP-CVD) can produce Si thin films with a defect density as low as 3 Â 10 15 cm À3 as a result of the high density plasma, which enhances the dissociation of reaction precursors. 15 Although defects are inevitably formed during the ICP plasma process, the crystallinity of Si thin films can be improved by the introduction of inert gases, such as Ar and Kr, in the precursor gas mixture as the diluting gas. [16] [17] [18] The inert gas in the SiH 4 /H 2 plasma can enhance dissociation and ionization of SiH 4 and H 2 , thereby increasing the density of H and SiH n (n ¼ 1-3) radicals and ions. 6 The ionized inert gas atoms produced in the high density plasma can moderately bombard and thus modify the growing Si thin film, resulting in a better crystallinity of nc-Si:H grains. In this study, we fabricated in-situ doped n þ nc-Si:H TFT devices using ICP-CVD, and integrate the devices into a double-metal-gate structure. During the nc-Si:H deposition, Ar gas was added in the precursor gas mixture to improve the crystallinity of nc-Si:H grains. The double-metal-gate nc-Si:H TFT exhibits a tunable V th ranging from À1 V up to 2.7 V when it was biased with the double-gate driving mode.
We first fabricated n þ nc-Si:H TFTs with a single gate to study the effect of the Ar dilution on the electrical performance of the TFT device. The fabrication of the TFT started with the deposition of the in-situ doped n þ nc-Si:H a)
S/D regions on the glass substrate by ICP-CVD using the SiH 4 /H 2 /PH 3 gas mixture as the precursor, which was diluted by Ar gas with a dilution ratio (R Ar ¼ [Ar]/[H 2 ]) from 0.15 to 0.5. After the S/D regions were patterned by photolithography, the intrinsic nc-Si:H channel layer of 100 nm in thickness was deposited on the glass plate using the same R Ar as the n þ nc-Si:H S/D layers and subsequently patterned. The 100 nm-thick SiO 2 gate dielectric layer was then deposited on the channel layer, followed by the e-gun evaporation deposition and the pattering of a 200 nm-thick Al thin film for the gate electrode. A 300 nm-thick SiO 2 thin film was used as the passivation layer to prevent the TFT device from contamination, humidity, or degradation. The final process step was to fabricate Al metal pads on the SiO 2 -passivated TFT for electrical measurements. For fabrication of the doublemetal-gate nc-Si:H TFT, a 150 nm-thick TaN metal layer and a 25 nm-thick SiO 2 gate dielectric layer were first deposited on the glass substrate, followed by the same fabrication process described above for the single-gate TFT device. Figure 1 shows the transfer and output characteristics of the nc-Si:H TFTs with the channel length (L) and width (W) both of 60 lm. Some of the device performance of the TFTs prepared with different R Ar values are listed in Table I . Figure 1(b) shows the output characteristics of the TFTs as a function of the R Ar at different gate voltages. It can be clearly seen that the TFT with R Ar ¼ 0.5 has the largest driving current for all gate voltages. The better performance of the TFT with R Ar ¼ 0.5 may result from a higher l FE of charge carriers and the smaller V th . In general, better electrical characteristics can be obtained for nc-Si:H TFTs when the crystallinity of the channel layer is improved and the series resistance between the S/D regions and the channel layer is reduced. As described later, the better performance of the nc-Si:H TFT with R Ar ¼ 0.5 can be ascribed to the low defect density and the low ohmic contact as a result of the efficient in-situ doping during the S/D deposition. embedded in the nc-Si:H thin film are about 33 to 43 nm according to Scherer's formula. 19 The peak intensity changes insignificantly when R Ar is increased from 0.15 to 0.5, indicating that the crystallinity of the Si nanograins has a trivial dependence on the Ar dilution ratio.
Figure 2(d) shows the Raman spectrum of the nc-Si:H channel layer prepared with R Ar ¼ 0.5. The Raman spectrum can be decomposed into three Gaussian peaks by curve fitting. 20 These three peaks are assigned to the transverse optical (TO) mode of crystalline silicon (520 cm À1 ), defects in the crystalline phase (510 cm À1 ), such as bond dilation at grain boundaries, 21 and the a-Si:H phase (480 cm
À1
). 22 The crystallinity (X c ) of an nc-Si:H thin film can be estimated in terms of the intensity of the three Raman peaks. The X c is defined by the ratio of the intensity sum of the two peaks at 520 cm À1 and at 510 cm À1 to the sum of the three peaks. 22 From the curve-fitted Raman spectrum, the ICP-CVD deposited nc-Si:H channel layer has a crystallinity of 69.3%. The high crystallinity of the channel layer results in a low bulk defect density, reducing carrier scattering and thus promoting the l FE . In addition, because the S.S can be decreased by reducing the bulk defect density of the channel, 23 the high crystallinity of the nc-Si:H layer should yield a small S.S for the TFT device. According to Raman spectra of nc-Si:H layers prepared with a R Ar < 0.5 (not shown), the change in R Ar has a little effect on the crystallinity of nc-Si:H grains in the channel layer.
In order to study bulk defects of the nc-Si:H channel layer, we used the field effect conductance (FEC) method 24, 25 to extract the density of states (DOS) of the nc-Si:H TFT with various Ar dilution ratios. From Fig. 3 , when the R Ar increases from 0.15 to 0.5, the tail-state density at EÀE F ¼ 0.52 eV decreases from 6.9 Â 10 19 to 2.6 Â 10 19 eV À1 cm
À3
, where E F is the midgap energy. The low tail-state density of the nc-Si:H layer is nearly the same as that of our previously reported polycrystalline silicon (poly-Si) TFTs fabricated by CLC method. 13 The deep-state density at EÀE F ¼ 0.22 eV also reduces from 5.69 Â 10 17 to 3.57 Â 10 16 eV À1 cm
. The tail-state density and the deep-state density of nc-Si:H TFTs are associated with intra-grain defects (D intra ) and grain boundaries defects (D GB ) in the nc-Si:H layer, respectively. 26 The D intra of the channel layer is defects present in nc-Si:H grains, and the D GB is defects formed at the grain boundary between the a-Si:H matrix and the nc-Si:H. The lower D intra and D GB in the nc-Si:H channel layer with a larger R Ar indicate that the Ar gas in the plasma during nc-Si:H deposition is beneficial to the reduction of the defect density of the channel layer. A lower tail-state density can enhance the l FE , and a lower deep-state density can decrease the V th and the S.S. 26, 27 Therefore, the high l FE of 370 cm 2 /V-s and steep S.S of 90 mV/decade of the nc-Si:H TFTs with R Ar ¼ 0.5 can be ascribed to the low D intra and D GB densities, respectively. Moreover, the hydrogen plasma is useful to passivate the tail--state. 26, 27 During the deposition of the nc-Si:H thin film, the high-density ICP plasma enhances a high dissociation rate of hydrogen gas, resulting in efficient passivation of dangling bonds at grain boundaries.
According to four point probe resistivity measurements, the resistivity of the n þ nc-Si:H layer decreases with increasing R Ar , and the resistivity is as low as 0.09 X-cm for R Ar ¼ 0.5. The low resistivity of the n þ nc-Si:H layer is due to the high doping efficiency of the in-situ doping technique. 8, 9 The total resistance (R tot ) from the source to drain is the series resistance of the channel resistance (R CH ) and the contact resistance (R C ). 9, 28 Decreasing the R tot can improve the carrier mobility. From the output characteristics of the I d -V d plot, R tot can be determined by @V d /@I d in the linear regime. The transmission line method 28 is used to extract R CH and R C from the plot of R tot Â W versus the channel length at different gate voltages as shown in Fig.  4(a) . The R CH is the slope of the plot, and R C is determined from the intercept with the Y-axis. 60 lm and the R Ar ¼ 0.5 at various gate voltages. The R CH decreases from 80 to 20 kX and the R C Â W decreases from 1.39 to 1.07 MX-lm when V g is increased from 4 to 10 V. The inset in Fig. 4(b) presents the dependence of the R CH and R C of the nc-Si:H TFT (measured at V g ¼ 10 V) on R Ar . Both the R CH and R C greatly decrease when R Ar increases. When R Ar increases from 0.15 to 0.5, R CH declines from 90 to 20 kX, and R C Â W decreases from 10.7 to 1.07 MX-lm. The low R CH and R C of the nc-Si:H TFT can be ascribed to the low defect density of the nc-Si:H channel and the S/D layer as revealed by the density of states discussed above. Because of the low channel and S/D contact resistances, both the driving current and the S.S of the n þ nc-Si:H TFT are significantly improved. In combination with the above discussions about the crystallinity determination, defect analysis, and resistance measurement, we believe that the better n þ nc-Si:H TFT performance with increasing R Ar results from the lower R tot , which is a result of a smaller D GB density.
The n þ nc-Si:H TFT of this work can be further integrated into the double-metal-gate stack scheme for additional flexibility in the V th control. As shown in Fig. 5(a) , the nc-Si:H channel of the double-metal-gate TFT is sandwiched between the bottom and top gate oxides to form the TFT structure with double-gate electrodes. The double-metal-gate structure consists of a sputter-deposited TaN bottom gate (g2) and a top E-gun-evaporation-deposited Al gate (g1). The g1 and g2 are used as the driving gate and the V th -control gate, respectively. The use of metal as the gate material has advantages of avoiding poly-Si depletion effect and improving the drive current when the device is scaled down beyond 45 nm node. In addition, the fabrication process of metal gates generally requires a thermal budget lower than that of poly-Si gates. The low temperature nc-Si:H channel technology is therefore compatible with the fabrication of the metal gates for the double-metal-gate nc-Si:H TFT. Figure 5(b) shows the I d -V g1 characteristics of the double-metal-gate nc-Si:H TFT as a function of the back gate voltage (V g2 ). The I d versus V g1 curves were measured at V d ¼ 0.1 V and the V g2 varied from À1 to 4 V. Figure 5(c) shows that the V th of the device can be adjusted more positively or negatively by changing the bottom gate bias V g2 . Therefore, the double-metal-gate TFT can be free from the floating body effect. Also shown in Fig. 5(c) is the back-gate-effect factor c, 1,29 which is defined by jDV thðg1Þ =DV g2 j. The calculated c values of the double-metal-gate nc-Si:H TFT are in the range between 0.35 and 0.9. These values are comparable to the double-gate MOSFET that has a poly-Si channel. 1, 30 This indicates that the V th of the g1 of the device can be effectively modulated by the back gate bias V g2 . Masahara et al. have proposed a linear potential distribution model to explain the back-gate effect on the V th modulation for double-gate devices. 1 In the case of the double-metal-gate nc-Si:H TFT, when the back gate is biased negatively, the nc-Si:H channel surface near the g2 is essentially depleted. As the device is turned on by V g1 , conducting carriers are mainly induced near the g1 side; the narrow conduction path results in a low channel current. When inversion occurs near the side of the positively biased g2, a larger V g2 leads to a lower V th value and a higher channel current. A small change in the V g2 will cause a large potential change at the g1 side, 1 resulting in a higher c and the better V th -controllability by the back gate bias V g2 . Because of the merits described above, the double-metal-gate nc-Si:H TFT technology with the tunable V th capability is very promising for applications in low power circuits.
1, 29 For example, in the standby mode, a lower leakage current can be achieved by raising the V th of the transistors. While in the active mode, the V th can be adjusted to a lower value to provide sufficient driving current. Moreover, due to the very low process temperature, the double-metal-gate nc-Si:H TFT technology is suitable for future 3D electronics. 31 In conclusion, we have fabricated a top gate in-situ doping n þ nc-Si:H TFT on the glass substrate using ICP-CVD. By varying the Ar dilution ratio, we can prepare nc-Si:H channel layers of low grain boundary defect density. In combination with the in-situ doped nc-Si:H S/D layer of low resistivity, the device exhibits a high l FE of 370 cm 2 /V-s and an extremely low S.S of 90 mV/decade. We also integrated the nc-Si:H TFT technology with the double-metal-gate structure to obtain additional flexibility in the V th control. The double-metal-gate nc-Si:H TFT exhibits tunable V th varying from À1.0 V up to 2.7 V with the back-gate-effect factor c in the range between 0.35 and 0.9. This technique is suitable for the application of future 3D electronics, which require transistors of high efficiency, low cost, and low operation voltage. 
